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 THE CONTINUAL SCALING of semiconductor technol-
ogy represents the basis for SoC integration. Conse-
quently, the race to market high-quality products with
an ever shorter design-to-manufacturing cycle compels
designers and manufacturers to emphasize the reuse
of IP-embedded cores into SoC design. Core reuse also
implies the ability to reuse the core test in the SoC test.
IEEE Std 1500 for Embedded Core Test is currently one
of themost effective solutions for supporting SoCmanu-
facturing test,1 and it also allows easy interoperability
among different cores.2
The standard defines a set of guidelines to build
a scalable and standard test data interface (core
test wrapper), completed with an information
model describing the implemented test features.
The IEEE 1500 information model, described using
the IEEE Std 1450.6 Core Test Language (CTL),3
expedites the transfer of test data from core pro-
viders to core integrators.
An entire set of challenges arises when we consider
the heterogeneous nature of today’s IP market. Core
providers must provide IEEE-1500-compliant cores to
integrators to facilitate customer test integration into
system-level infrastructures. Core integrators, on the
other hand, must ensure that IEEE-1500-ready IP blocks
properly comply with the standard’s
required functionalities. The question
for both designers and integrators is
whether IEEE-1500-compliant cores re-
ally are compliant to the standard.
The design of an IEEE 1500 core test
wrapper includes several steps whereby
bugs might be introduced. To support
a wide range of test applications, IEEE
1500 defines only a minimal set of mandatory hard-
ware features, giving designers the freedom to extend
the test infrastructure with virtually unlimited sets
of registers and instructions.2,4 A comprehensive
approach to thoroughly verify the functionality of
IEEE 1500 core test wrappers in a SoC environment
is therefore mandatory.
The problem of verifying an IP core’s compliance
to IEEE 1500 has been poorly addressed in the litera-
ture. To solve the problem of verifying an IP core’s
compliance to IEEE 1500, Globetech Solutions
(http://www.globetechsolutions.com) has proposed
a commercial answer.5-7 In part, for example, Diaman-
tidis et al. addressed IEEE 1500 in proposing a unified
DFT verification methodology to provide a complete,
methodical, and automatic verification flow for SoC
DFT infrastructures.5 The authors showed how to
build and manage a database of reusable verification
components, targeting different DFT techniques. The
database facilitates the implementation of a complete
SoC verification plan. The authors only briefly men-
tioned IEEE 1500 verification as an example of a ver-
ification component.
Elsewhere, Diamantidis et al. and Oikonomou et al.
introduced an IEEE 1500 compliancy verification
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component based on dynamic functional verifica-
tion.6,7 The component performs verification by com-
paring the given design with a reference model. One
of this solution’s key advantages is the ability to con-
sider the verification of both isolated and daisy-
chained wrappers. Nevertheless, although the authors
claim their verification flow is completely automated,
they provide little information on how the verification
component is actually configured, and their verifica-
tion plan is predefined, which means the plan
might be not optimal when looking at the overall
SoC verification, and therefore it might prevent the re-
duction of overall SoC verification time. Moreover,
they do not completely specify how the reference
model is implemented, and it is not clear whether
the model can systematically address every aspect
of the standard. For example, it is not clear how
that model verifies the IEEE 1500 information model,
which is a relevant part of the standard. Finally, it is
not clear how that model measures overall compli-
ancy to the standard.
Recently, we presented a Unified Modeling Lan-
guage (UML) abstraction of an IEEE 1500 verification
framework.8 The main contribution of that work was
the definition of a rule-based approach for IEEE 1500
compliancy verification that systematically addressed
each design rule imposed by the standard. In partic-
ular, besides focusing on the implementation alterna-
tives, we proposed a design rule classification on the
basis of the methodology required for their verifica-
tion, and we defined a detailed abstract model of
the framework.
In this article, we present a complete implementa-
tion of the abstract framework model proposed previ-
ously.8 We show how to map most of the verification
tasks required by that model into the functionalities
of a commercial verification tool such as Verisity’s
Specman Elite (http://www.verisity.com/products/
specman.html; Verisity is now part of Cadence). In
particular, we will show how
 IEEE Std 1647 Functional Verification Language e
(e for short) can be easily used to write reusable
rule verification components;9
 the embedded interface of Specman Elite with a
commercial simulator can be used to verify a crit-
ical class of design rules; and
 coverage metrics the tool provides can be used to
measure the quality and completeness of the ver-
ification process.
We also present an application of the proposed
prototype verification framework to a benchmark
SoC’s validation. The outcome of this article is a veri-
fication component that designers and integrators
can insert into a global SoC verification strategy
such as that described by Diamantidis et al.5
Verification flow
Figure 1 introduces the basic steps of our pro-
posed verification flow. The goal is to see if an IEEE-
1500-compliant core fully respects (observes) the de-
sign rules defined by the standard. By ‘‘IEEE-1500-
compliant core’’ (core for short), we mean an IP
core that incorporates an IEEE 1500 core test wrapper,
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Figure 1. IEEE 1500 verification flow.
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and comes with a corresponding CTL file (which is
the IEEE 1500 information model) that describes the
core test knowledge, including how to operate
the wrapper at its external terminals. We consider
cores provided using hardware description languages
(HDLs) such as Verilog, VHDL, and so on.
The IEEE 1500 verification process consists of two
distinct phases: static and dynamic check. The static
check is a preliminary verification task to verify the
syntax of the core description and the related CTL
file. This check is particularly important for the
CTL file. Although the core’s HDL description is usually
automatically synthesized and should not contain syn-
tax errors, CTL files generation is usually not auto-
mated. The core designer should therefore identify
any incorrect CTL files, which may contain errors or
CTL dialects that are not fully compliant with the stan-
dard, before moving on to the next verification steps.
The syntax analysis can be efficiently performed
using special programs called lexers and parsers10 au-
tomatically built over a formal grammarfor example,
Vern Paxson’s JFlex (http://jflex.de) and Scott Hudson’s
CUP (http://www2.cs.tum.edu/projects/cup).
Besides verifying the syntax analysis, another goal
of the static check is to collect IEEE-1500-related infor-
mation and convert it to a suitable format for the next
verification steps (the ‘‘intermediate description’’ in
Figure 1 refers to this process). Information collected
during this phase includes the wrapper’s signals and
register names, implemented instructions, and so
on. Because the static check phase is not complex,
we don’t provide additional details on its implementa-
tion but focus instead on the more interesting, dy-
namic aspects of verification.
To understand the tasks to be performed during
the dynamic check phase, we must first recall the
characteristics of IEEE 1500 as Benso et al. modeled
them.8 The standard, a collection of design rules for
a core test wrapper realization,1 identifies two classes
of wrapper aspects that must be verified: semantic
aspects and behavioral aspects.
Semantic aspects concern the CTL IEEE 1500 infor-
mation model and do not depend on the core behav-
ior. Verifying semantic aspects involves identifying the
correct definition of structures such as scan chains,
macros, and environments in the information
model. These can be easily verified by analyzing
the CTL file provided with the core. Although this is
a fast and powerful way to verify part of IEEE 1500
compliancy (because it does not require any
simulation of the core itself), it is not enough to guar-
antee the core’s complete verification. Semantic
aspects are only a relatively small subset of the
whole set of rules to verify. Moreover, semantic analy-
sis is performed on information model data supplied
by the core provider, so there is no guarantee that the
data perfectly matches the actual hardware imple-
mentation. An efficient way to implement semantic
aspects verification is to store the intermediate de-
scription in Figure 1 into a relational database. The
verification can then be easily translated into a set
of queries performed on the database.
Behavioral aspects target communication proto-
cols and core behavior, and they are the most difficult
to verify. Their verification requires core simulation. In
fact, simulation is the only effective approach to verify
timing, protocols, signal connections, and correct im-
plementation of instructions. ATPG tools perform a
similar task, for example, during design rule check-
ing. Nevertheless, these tools must deal with well-
known test structures inserted into the circuit, thus
reducing the verification activity’s complexity. With re-
spect to IEEE 1500, the way the core test wrapper is
implemented relates strictly to the target design,
which makes verification more complex. Accordingly,
in this article we exploit dynamic functional verifica-
tion for this task.11
Finally, an overview of the verification flow would
be incomplete without a few considerations on how
both semantic and behavioral aspects can be derived
from the standard. IEEE 1500 design rules are pro-
vided in a natural-language format. By thoroughly
analyzing the standard, we can identify the following
information for each rule:
 Rule type. Does the rule identify a behavioral as-
pect, a semantic aspect, or both?
 Involved units. Which wrapper elements does the
rule involve (wrapper instruction register, wrapper
bypass register, and so forth)?
 Dependence. What dependence does this rule
have with other rules?
 Observation points. This concerns the wrapper’s
elementsthat is, signals, and units, where a po-
tential violation of the rule can be observed.
 Actions. A natural-language description of the
actions required to verify the rule.
Starting from this structured description, we have
translated each action into the appropriate
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formalismfor example, the e language for beha-
vioral aspectsto build the verification framework.
Dynamic functional verification
By functional verification we mean the task of dem-
onstrating that the intent of a design is preserved in
the design’s implementation.11 The most widespread
method of functional verification is dynamic func-
tional verification. It is called dynamic because
input patterns are generated and applied to the de-
sign by simulation, and the corresponding results
are collected and compared against a reference
model for checking their conformance with the
specifications.
Verifying all possible behaviors under every possi-
ble combination of inputs is, in most cases, unfeasible
because the test space is too large to be fully covered
in a reasonable amount of time. To overcome this
problem, one of the best solutions is to apply
constrained-random pattern generation. Verification
patterns are randomly generated under a set of con-
straints, limiting the set of legal values on the input
signals that drive the design. Moreover, we could
also apply coverage-driven verification. Functional
coverage metrics are automatically stored in real
time to ascertain whether, and how effectively, a par-
ticular test verifies a given feature. This information
can then be fed back into the generation process to
drive additional verification effort toward the required
goal. Coverage metrics are evaluated on coverage
monitoring points defined by the user and specified
in the verification plan.
The market offers various tools to support dy-
namic functional verificationfor example, Verisity’s
Specman Elite and Synopsys’ Vera. Specman Elite
(Specman for short), which is our reference verifica-
tion environment, uses the e language to capture
behaviors defined in the specifications and to auto-
matically generate tests. Designers use the e language
to write e verification cores (eVCs)that is, software
modules modeling the functional behavior of the en-
vironment surrounding the system under verification.
IEEE 1500 behavioral-aspects
verification
The verification of IEEE 1500 behavioral as-
pects starts from the definition of an eVC able to
fully stress the target core and to compare the obtained
results with a core test wrapper reference model. Be-
sides modeling a generic reference IEEE 1500 core
test wrapper (which is almost impossible, due to the
number of customizations allowed by the standard),
we accordingly consider all IEEE 1500 design rules
and determine whether the target design actually
respects all rules.8 This will in turn require us to
 translate rule design constraints into portions of e
code that can generate verification patterns and
verify the rules’ correctness; and
 identify, for each rule, the related coverage
pointsthat is, wrapper signals or registers used
to evaluate the coverage reached during the veri-
fication process.
The challenge stems from the definition of rule
verifiers and rule coverage points independent of
the specific wrapper design. This definition strongly
depends on the core internal structure’s level of con-
trollability and observability. In a white-box design,
which is customarily what core designers develop,
the core internal structure is completely accessible.
Internal core signals can be fully controlled and
observed; therefore, designers can fully verify all
IEEE 1500 rules. In a black-box designthe usual sit-
uation for core integrators, who buy cores from differ-
ent vendorsthe only available information for IP
protection is the core I/O interface. This strongly
impacts Specman’s ability to generate verification pat-
terns and evaluate the verification coverage. The only
rules that can be fully verified are those that do not
require direct controllability or observability of core
or wrapper internal signals. Full IEEE 1500 compli-
ancy verification can thus be achieved only for
white- or black-box designs that implement the stan-
dard’s basic functionalities.
IEEE 1500 eVC architecture
Here, we highlight the IEEE 1500 eVC architecture
used to verify IEEE 1500 behavioral aspects. The full
verification is based on a single verification compo-
nent, according to the recommendations of the e
Reuse Methodology (eRM; http://www.verisity.com/
products/erm.html). We refer to IEEE 1500 rules
with their corresponding rule number.1
Figure 2 sketches the architecture of the proposed
eVC, highlighting for each block the related e files.
The IEEE_1500_env (IEEE 1500 environment) built
over the predefined any_env unit (a default environ-
ment used as the starting point to build eVCs),
according to eRM, represents the overall eVC
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environment. The environment defines the verifica-
tion events required to perform the verification. For
each design rule under verification, the environment
defines a start event to begin the rule verification and
an end event to control the verification result.
Figure 3a shows an example of shr_ieee1500_env.e,
including a checkpoint flag to stop the verification if
one of the defined rules is not observed.
The eVC ports are defined through the shr_
ieee1500_input.e and shr_ieee1500_ouput.e files.
The core is then configured through the shr_ieee1500_
constant.e and shr_ieee1500_hierarchy.e files.
The shr_ieee1500_constant.e file provides the
eVC enough information to apply verification pat-
terns at the core inputs, monitor the corresponding
outputs, and store core-specific information, such
as wrapper signal names, register sizes, and so
on. The generation of this configuration file can
be easily automated, starting from the intermediate
description of the target core (see Figure 1). This
file provides the basis for guaranteeing the eVC’s
reusability.
The shr_ieee1500_hierarchy.e file is one of the
eVC’s most important elements. It defines the verifica-
tion planthat is, what must be verified and in
which order. It describes the scope of the verification
problem and serves as the functional specifica-
tion for the verification environment, highlighting
dependencies among results of different verification
steps. Moreover, it lets us optimize the verification
time, thus reducing overall verification costs. Figure 3b
is a small verification plan example. Each time the
verification of a given rule endsthat is, the end_
rulenumber event occursthe verification plan identi-
fies the next rule to verify. When there is rules depen-
dency, the result of a specific rule verification might
modify the verification plan. For example, consider
rule 7_4_1_a in Figure 3b: its verification starts only
if rule 10_3_1_j is correctly verified. Moreover, rule
10_3_1_j is verified after rule 10_3_1_a3, regardless
of whether the verification of rule 10_3_1_a3 was suc-
cessful. Users can freely modify this file to build their
own verification plan.
The actual verification is then performed by
instantiating multiple eVC agents. The agent has a
subtype target to identify the target IEEE 1500 design
rule. Each agent instantiates a Specman bus func-
tional model (BFM) and a monitor. The BFM gener-
ates and simulates the verification patterns for the
target rule, and the monitor evaluates the simulation
results to understand whether the rule is respected
(by using the subtype target). The monitor includes
a scoreboard to perform a static analysis of the simu-
lation results (that is, it verifies whether or not the
core output signals assume the proper sequence of
values regardless of their actual timing), and a
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Figure 2. Structure of the IEEE Std 1647 Functional Verification Language e verification core (eVC).
20 IEEE Design & Test of Computers
checker to perform the timing
analysis. Moreover, the BFM
defines the set of coverage
items used to evaluate the final
verification coverage.
To better understand the pro-
posed verification strategy, con-
sider the following behavioral
rule corresponding to Chapter
10.3.1, rule (e), of IEEE 15001
(WIR: wrapper instruction register;
WRCK: wrapper clock; WRSTN:
wrapper reset):
The WIR circuitry shall re-
tain its current state (i.e., shift
stage values and currently ac-
tive modes) indefinitely while
the WRCK signal is stopped (i.e.,
WRCK held at a fixed logic value
of 1 or 0) and the signal con-
nected to the WRSTN terminal is
logic 1.
The verification of this rule re-
quires that we
1. Fetch one instruction.
2. Force WRCK to 0 (1).
3. Force WRSTN to 1.
4. Drive all the wrapper’s input
signals except WRCK and
WRSTN.
5. Check that the WIR circuitry
retains its state.
All operations are repeated for the 11 mandatory
or optional instructions defined by the standard.1
Item 4 resorts to random generation to efficiently
drive a not-involved signal. Figure 3c shows the e
code of the function in charge of randomly generat-
ing a vector and of driving it to the device under
test. The vector drives all signals specified in
shr_ieee1500_constant.e. In general, each rule
determines a set of signals with a deterministic
fixed value, while for the remaining signals, we
apply random generation. Because of the proposed
eVC’s open architecture, users can extend the ran-
dom generation function while considering the spe-
cific core functionality in order to cope with corner
cases. Item 5 is finally performed by the checker; it
ensures that the core respects the rule.
A complete analysis of IEEE 1500 enabled us to
identify a set of 165 mandatory rules and 27 optional
rules. Our current prototype eVC component imple-
ments the verification of 138 mandatory rules sum-
marized as follows: 40 semantic rules, 25 behavioral
rules, and 73 mixed rules, including both semantic
and behavioral aspects. Moreover, we can readily
extend eVC to address new rules for optional proper-
ties of the standard by adding additional agent instan-
tiations for the new rules and by inserting their
verification in the overall verification plan.
Experimental results
We have tested the effectiveness of our proposed
verification flow on a benchmark SoC consisting of
an 8080 8-bit microprocessor, and an 8-bit programma-
ble interrupt controller (PIC) from OpenCores (http://
www.opencores.it), complete with a 256 bit  8 bit
<'
gen_and_drive (sig_size: uint, sig_name: list of string, is_wire: 
list of bit) is {
 var i: uint;
 gen input_vector keeping {
  -- Generates a random vector
  .size()==sig_size;
 };
 for i from 0 to sig_size - 1 do {
  -- Assigning generated values to sig_name list of signals
  drive_value(sig_name[i], is_wire[i], pack(packing.low, 
    input_vector[i:i]));
}; '>
event start_13_1_1_a;
event end_13_1_1_a;
event start_7_2_1_c;
event end_7_2_1_c;
event start_7_2_1_b;
event end_7_2_1_b;
checkpoint: bit;
keep soft checkpoint == 0;
on end_10_3_1_a3 {
 emit start_10_3_1_j;
};
on end_10_3_1_j {
 if checkpoint == 1 {
  stop_run;
 } else {
  emit start_7_4_1_a;
 };
};
(a) (b)
(c)
Figure 3. eVC code snapshots: eVC environment (a), hierarchy (b), and rule
verification example (c).
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SRAM. Each core has an IEEE 1500 core test wrapper
with the following characteristics:
 a wrapper instruction register (WIR), 3-bit length;
 a wrapper bypass (WBY) register, 1-bit length;
 a wrapper boundary register (WBR);
 an optional TransferDR wrapper serial control; and
 four implemented instructions: WS_BYPASS,
WS_PRELOAD, WS_INTEST, and WS_EXTEST.
Figure 4a shows the basic SoC architecture, and
Figure 4b shows the wrapper architecture. Table 1
shows the SoC complexity in terms of gates.
We applied the complete verification flow to the
three SoC cores using a Sun Blade 1000 workstation,
and 100% of the implemented rules were correctly
verified. Table 2 shows the verification time for each
core in terms of clock cycles and CPU time. The sim-
ulation time is obviously strictly connected to the
core’s complexity.
In addition to providing the list of verified rules,
Table 3 shows an example of verification coverage
analysis on five rules. Verification coverage metrics
are an efficient and easy way to assess the result of
verification. For each IEEE 1500 rule and defined cov-
erage items that we considered (in column 1), we
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Figure 4. Test case general architecture: SoC architecture (a) and wrapper architecture (b).
Table 1. Synthesized SoC characteristics.
Number of blocks
11,292
3,092
1 (256 bits × 8 bits)
Block type
Combinational gate
Nonscan flip-flops
RAM blocks
Table 2. Simulation time.
Clock cycles
207,453
181,751
18,112
CPU time (s)
840
730
120
Core
8080
SRAM
PIC
* PIC: programmable interrupt controller.
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analyzed the actual number of
measured hits for the three
circuits8080, SRAM, and PIC
with respect to the number of
required hits (RH).
Coverage items and RH de-
pend on the target rule. For ex-
ample, consider rule 12.1.1.b:
The WBR shall have at least
one configuration in response to
the state of the WIR, allowing se-
rial access to and from all WBR
cells between TI and TO.
This rule implies shifting data through the WBR
cells, and requires a number of WBR shift events at
least equal to the WBR length. This metric was
respected in the three analyzed cores (see Table 3).
Table 3 also shows that RH was always reached for
all rules, ensuring the reliability of the verification
framework.
Finally, to carefully validate the verification capa-
bilities of the framework, we designed a set of differ-
ent wrappers, systematically violating different rules
of IEEE 1500. Table 4 summarizes the verification
results for each of these experiments. The first col-
umn reports the target rule number, the second
column describes the injected error, and the third col-
umn reports the verification result. All violations
Table 3. Coverage results. 
No. of hits
(PIC), RH 
6, 4
8, 8
13, 4
4, 4
1, 1
No. of hits
(SRAM), RH
7, 4  
16, 16
4, 4  
4, 4  
15, 1  
No. of hits
(8080), RH  
4, 4  
24, 24
4, 4  
17, 4  
1, 1  
Rule, coverage Item
10.1.1.c, instruction fetch
12.1.1.b, WBR shift
10.3.1.g, WRSTN transition
13.1.1.c, WRSTN set
11.1.1.b, WBY register select
* WBR: wrapper boundary register; WBY: wrapper bypass; WRSTN: wrapper reset.
Table 4. Rules failure tests.
Rule
7.2.1.c
7.2.1.e
7.4.1.c
7.4.1.d
7.4.1.e
10.1.1.b
10.2.1.a
10.2.1.b
10.2.1.c
10.2.1.d
10.2.1.e
10.2.1.f
10.3.1.a
10.3.1.b
10.3.1.d
10.3.1.e
10.3.1.f
10.3.1.h
10.3.1.i
10.3.1.j
11.1.1.a
11.1.1.b
Violation
No register selected during WS_PRELOAD
Modified signals configuration for the update WIR register
Inverted wrapper reset
WBR not in functional mode during WS_BYPASS
WBY register shift signal stuck at 0
Last flip-flop of WBR not connected to WSO
WBR register never selected
WIR mode signal stuck at 0
WRSTN connected to one of the core inputs
Unconnected wire in WIR
Inverted WSI during WIR shift
Update operation on every shift
WS_BYPASS not selectable
updateWR signal of WIR combined with one or more core inputs
updateWR signal of WIR combined with captureWR
WIR shifts without clock
ShiftWR signal of WIR connected to a core input
ShiftWR sampled on both the rise and fall clock transitions
WSI and WSO sampled at the wrong clock transition
UpdateWR sampled at both the rise and fall clock transitions
WBY duplicated
Modified WBY register select signal
Detected?
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes, 10.3.1.h fails
Yes, 10.3.1.a3 and 10.3.1.j fail
Yes, 10.3.1.g, 13.1.1.b, 7.3.1.h,
and 13.1.1.d fail
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
* WBY: wrapper bypass; WIR: wrapper instruction register; WSI: wrapper serial input; WSO: wrapper serial output. 
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have been correctly detected. It is interesting that, in
some cases, the violation of a single rule was propa-
gated to other rules, generating multiple design
errors.
OUR AUTOMATED ENVIRONMENT for IEEE 1500 compli-
ancy verification targets different users, from core
designers to core integrators. The environment can
therefore guarantee various compliancy levels,
depending on the amount of information about the
internal core structure that is available to users.
Soon, a verification environment such as this will
help designers increase productivity, reduce design
time, and optimize the test plan of very complex
SoCs. Moreover, the same approach used to build
the IEEE 1500 verification environment could be
exploited to build verification environments for
other types of standards such as IEEE 1149.1. 
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